TSL2569T【PDF 20/37 页】IC LIGHT TO DGTL CONV 6-TMB

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录58

16页 17页 18页 19页 [20页]21页 22页 23页 24页

TSL2568, TSL2569

LIGHT-TO-DIGITAL CONVERTER

TAOS091D DECEMBER 2008

The LUMENOLOGY r Company

www.taosinc.com

APPLICATION INFORMATION: SOFTWARE

Interrupts

The interrupt feature of the TSL256x device simplifies and improves system efficiency by eliminating the need

to poll the sensor for a light intensity value. Interrupt styles are determined by the INTR field in the Interrupt

so that polling can be performed.

The versatility of the interrupt feature provides many options for interrupt configuration and usage. The primary

purpose of the interrupt function is to provide a meaningful change in light intensity. However, it also be used

as an end-of-conversion signal. The concept of a meaningful change can be defined by the user both in terms

of light intensity and time, or persistence, of that change in intensity. The TSL256x device implements two

16-bit-wide interrupt threshold registers that allow the user to define a threshold above and below the current

light level. An interrupt will then be generated when the value of a conversion exceeds either of these limits. For

simplicity of programming, the threshold comparison is accomplished only with Channel 0. This simplifies

calculation of thresholds that are based, for example, on a percent of the current light level. It is adequate to

use only one channel when calculating light intensity differences since, for a given light source, the channel 0

and channel 1 values are linearly proportional to each other and thus both values scale linearly with light

intensity.

To further control when an interrupt occurs, the TSL256x device provides an interrupt persistence feature. This

feature allows the user to specify a number of conversion cycles for which a light intensity exceeding either

interrupt threshold must persist before actually generating an interrupt. This can be used to prevent transient

changes in light intensity from generating an unwanted interrupt. With a value of 1, an interrupt occurs

immediately whenever either threshold is exceeded. With values of N, where N can range from 2 to 15, N

consecutive conversions must result in values outside the interrupt window for an interrupt to be generated. For

example, if N is equal to 10 and the integration time is 402 ms, then an interrupt will not be generated unless

the light level persists for more than 4 seconds outside the threshold.

Two different interrupt styles are available: Level and SMBus Alert. The difference between these two interrupt

styles is how they are cleared. Both result in the interrupt line going active low and remaining low until the

interrupt is cleared. A level style interrupt is cleared by setting the CLEAR bit (bit 6) in the COMMAND register.

The SMBus Alert style interrupt is cleared by an Alert Response as described in the Interrupt Control Register

section and SMBus specification.

To configure the interrupt as an end-of-conversion signal, the interrupt PERSIST field is set to 0. Either Level

or SMBus Alert style can be used. An interrupt will be generated upon completion of each conversion. The

interrupt threshold registers are ignored. The following example illustrates the configuration of a level interrupt:

// Set up endofconversion interrupt, Level style

Address = 0x39

//Slave addr also 0x29 or 0x49

Command = 0x86

//Address Interrupt Register

Data = 0x10

//Level style, every ADC cycle

WriteByte(Address, Command, Data)

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式